10

What is claimed is:

SUSAZ7

In a multiple protocol receiver, a demodulator section, comprising:

- a plurality of demodulators (10(1), 10(2) ... 10(N)); and
- a signal processor (30) for processing demodulated data;

CHARACTERIZED BY:

the plurality of demodulators (10(1),10(2) ... 10(N)) demodulating data having a respectively different modulation schemes, and each having a tri-state output terminal for demodulated data; and

plurality of demodulators (10(1), 10(2) ... 10(N)), and the signal processor (30).

- The demodulator section of claim 1 CHARACTERIZED BY a system controller (40), coupled to the plurality of demodulators (10(1), 10(2) ... 10(N)), for conditioning a selected one of the plurality of demodulators (10(1), 10(2) ... 10(N)) to pass demodulated data through the output terminal to the signal bus (20), and conditioning the other ones of the plurality of demodulators (10(1), 10(2) ... 10(N)) to exhibit a high impedance at their respective output terminals.
- The demodulator section of claim 1 CHARACTERIZED IN THAT each of the plurality of demodulators (10(1), 10(2) ... 10(N)) comprises a tri-state buffer (12(1), 12(2) ... 12(N)) having an output terminal coupled to the signal bus (20).
- the tri-state butfer (12(1), 12(2) ... 12(N)) in each of the plurality of demodulators (10(1), 10(2) ... 10(N)) further comprises a control input terminal (OE); and the demodulator section further comprising a system controller (40), respectively coupled to the control input terminal (OE) of the tri-state buffer (12(1), 12(2) ... 12(N)) in each of the plurality of demodulators (10(1), 10(2) ... 10(N)), for conditioning the tristate buffer (12(1), 12(2) ... 2(N)) in a selected one of the plurality of demodulators (10(1), 10(2) ... 10(N)) to pass demodulated data through the output terminal to the signal bus (20), and conditioning the tri-state buffer (12(1), 12(2) ... 12(N)) in the other

11

ones of the plurality of demodulators (10(1), 10(2) ... 10(N)) to exhibit a high impedance at their respective output terminals.

SUS A 2 5.

The demodulator section of claim 4, CHARACTERIZED IN THAT:

each of the plurality of demodulators (10(1), 10(2) ... 10(N)) comprises a plurality of tri-state buffers (12(1), 12(2) ... 12(N)), having their control input terminals coupled in common to the system controller (40); and

the signal bus (20) comprises a plurality of signal lines (DATA, CLOCK, PACKET VALID, PACKET DATA) respectively coupled to the respective output terminals of the plurality of tri-state buffers (12(1), 12(2) ... 12(N)).

- 50 5 A 2 6. The demodulator section of claim 4, CHARACTERIZED IN THAT each of the plurality of demodulators (10(1), 10(2) ... 10(N)) further comprises a control register (14(1), 14(2) ... 14(N)), having an input terminal coupled to the system controller (40) and an output terminal coupled to the control input terminal (OE) of the tri-state buffer (12(1), 12(2) ... (2(N)).
- 505A27 7. The demodulator section of claim 1 CHARACTERIZED BY a buffer (25) coupled between the signal pus (20) and the signal processor (30).
- Sussai 8. The demodulator section of claim 1 CHARACTERIZED IN THAT the signal processor (30) is a transport processor.
- Sussing a plurality of video representative signals, comprising:
 - a plurality of demodulators (10(1), 10(2) ... 10(N)) for generating respective demodulated video representative signals; and
 - a controllable transport processor (30), for processing a selected one of the demodulated video representative signals, to generate the represented video signal; CHARACTERIZED BY:

the video representative signals having respectively different data protocols and being modulated using respectively different modulation schemes;

12

the plurality of demodulators generating the respective demodulated video representative signals having corresponding data protocols, each demodulator having a tri-state output terminal;

the controllable transport processor processing the demodulated video representative signal according to the corresponding data protocol; and a data bus, coupled between the respective output terminals of the plurality of demodulators and the controllable transport processor.

- Susania 10. The consumer video receiver of claim 9, CHARACTERIZED IN THAT the controllable transport processor is fabricated on a single integrated circuit (IC).
- 505 A 2 11. The consumer video receiver of claim 9, CHARACTERIZED IN THAT the receiver is contained within a single enclosure.
- The consumer video receiver of claim 9, CHARACTERIZED IN THAT the respectively different data protocols are selected from the group consisting of direct satellite system (DSS) signals, terrestrial broadcast high definition television (HDTV) signals, and direct video broadcast (DVB) signals.
- The consumer video receiver of claim 9, CHARACTERIZED IN THAT the respectively different modulation schemes are selected from the group consisting of quadrature phase shift keyed (QPSK), vestigial sideband (VSB), and quadrature amplitude modulated (QAM).